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Abstract
Power management is a hot-topic in complex System-on-Chip (SoC)
designs. In the context of advanced technologies, Dynamic Voltage-Frequency
Scaling (DVFS) techniques are widely proposed to improve efficiency.
Nowadays, these mechanisms are composed of independent actuators con-
trolling the applied voltage and clock frequency. A predefined sequence
has to be used to switch from one state to another in order to avoid tim-
ing faults but increasing the energy cost. The timing of the sequence
depends on the dynamic response of actuators. In this work, an exter-
nal controller is designed in order to couple both actuators to manage
the voltage and frequency transient periods, increasing power efficiency.
The proposed controller has been implemented to couple a Vdd-hopping
mechanism with a Frequency-Lock Loop circuit.
Keywords : Dynamic voltage frequency scaling, control, power aware sys-
tem, system stability.
1 Introduction
The growing demand for more autonomy of mobile equipments at the same
time that general purpose microprocessors hitting the power wall, increases the
necessity to research technique for rising power-efficiency of computing. Ac-
tually, power consumption is a limiting factor in Very-Large-Scale Integration
(VLSI), especially for mobile applications. Dynamic Voltage and Frequency
Scaling (DVFS) [9] has proven to be highly effective to reduce the power con-
sumption of the chip while meeting the performance requirements [10]. The key
idea behind local DVFS is to control the supply voltage and the frequency of
a circuit at runtime to minimize the power consumption while satisfying the
computation/throughput constraints [8]. The DVFS technique mainly rely on
two actuators. These drivers need to be dynamically controlled in order to re-
duce the power consumption while maintaining the required performance. More
precisely, the control policy must be carefully designed in order to achieve high
power efficiency at low area cost. The voltage driver fixes the supply voltage of
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the circuit. It can be a classical buck converter [11] or a Vdd-hopping converter
[4, 12]. On the other side, the frequency actuator is a clock generator classically
based on a Phase-Locked Loop (PLL) or a Frequency-Locked Loop (FLL).
On traditional synchronous CMOS circuits, the applied clock frequency
should be chosen considering the supply voltage. For a given voltage a high
frequency produces timing faults [13], i.e. the clock cycle provides not enough
time for logic cells to drive the output signals. On the contrary, a low frequency
for a given voltage will result on poor calculation performance for a high energy
consumption. For these reasons, the actuators management policy should ensure
a predefined sequence to change from one voltage-frequency state to another.
For instance, for an increasing frequency step the management policy should
firstly increase the supply voltage, and once the output is stabilized, the fre-
quency can be increased. The timing of this sequence depends on the dynamic
response of actuators.
A consequence of technology scaling in advanced CMOS technologies is the
in-die and die-to-die process variability. From a practical viewpoint, it is becom-
ing increasingly difficult to manufacture integrated circuits with tight parametric
values [12]. In addition, circuit parameter are more sensible to temperature and
voltage variations. Therefore, in order to obtain optimal performance, the clock
frequency must be controlled according to Process, Voltage and Temperature
(PVT) variations. Recently, control techniques have been applied to develop
DVFS drivers. For instance, in [4, 7], the closed-loop control of the voltage
actuator is dealt with; and in [5], a robust control for a Frequency Lock-Loop
(FLL) is presented.
In these previous works, the internal control of every driver has been inde-
pendently treated. However, in order to improve DVFS efficiency, every PVT
variation should impact the sequence timing of the management of drivers. This
work deals with a joint control of voltage and frequency drivers, increasing power
efficiency and avoiding timing faults. The proposed joint control allows to man-
age devices with different dynamics, allowing to simultaneously apply voltage
and frequency set-point steps and providing global stability.
The rest of this paper is organized as follows: in Section 2, the problem
statement is established. Architecture and internal control of each actuator
are presented in Section 3. Next, Section 4 is consecrated to the joint control
technique. Some simulations are presented in Section 5. The paper ends with
conclusions and future work.
Notation. For a given x ∈ R,
satMm (x) ,
M if x > Mx if m ≤ x ≤M
m if x < m
∆x , xk − xk−1 is the value of x in two consecutive sampling time. Finally,
L2 is the space of {xk} with the norm: ‖xk‖22 ,
∑∞
k=0 x
T
k xk < ∞, i.e., it is
bounded energy.
2 Problem statement
DVFS circuitry applies voltage vc and frequency f to the functional synchronous
circuit. Depending on the integration technology, each possible supply voltage
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allows a maximum clock frequency without timing faults. Moreover, a very
high voltage produces permanent circuit damages. In the voltage-frequency
plane and in the context of this work, these constraints are approximated by a
forbidden area as shown in Fig. 1a. In order to improve efficiency, the DVFS
mechanism changes the applied voltage and frequency values in a sequential way
in order to avoid the circuit to get into the forbidden area. For instance, for
changing from a set-point (V1, F1) to another one (V2, F2), where V1 < V2 and
F1 < F2, firstly voltage is changed while frequency is remained constant, and
latter frequency is changed while voltage is constant, and vice-versa [6].
(a) Without joint
control.
(b) With joint con-
trol.
Figure 1: Evolution of vc and f .
The problem statement considers to jointly control the voltage and frequency
drivers in order to follow an optimal transition from (V1, F1) to (V2, F2) as
represented in Fig. 1b, instead of using a sequential management as in Fig.
1a. This new strategy improves the system efficiency and matches the different
dynamics of driver while guaranteeing global system stability.
3 Actuator architecture and control
As mentioned before, in this work the DVFS is implemented by Vdd-Hopping
and FLL drivers. Each circuit is independently controlled by an internal con-
trol law. The very lengthy algebraic calculations required to derive the results
presented here are omitted due to lack of space; they may be found in [4, 5].
3.1 FLL
The main blocks of the FLL are modeled through design considerations and
accurate simulations. These blocks are a Digitally-Controlled Oscillator (DCO)
that provides a clock, a sensor (i.e. a counter) to measure the clock frequency, a
comparator that compares the output clock frequency with the target one, and
a digital controller. In Fig. 2, a sketch of the FLL is shown.
Digitally-Controlled Oscillator. The DCO was firstly designed consid-
ering technological parameters for the delay cells. Then, based on accurate
low-level simulations (Spice level), a linear DCO model has been approximated.
It has been assumed that this model evolves over the time with PVT variations
[5]. The simplified DCO model is:
fk = b+KDCOufk +Bwνf k (1)
where f, fk ∈ R1 are the analog and digital frequency output respectively, ufk ∈
N is coded over 8 bits between 0 and 255 and it is a digital representation of a
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ek−1 ufk f(t)
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fk−1
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−
z−1
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Figure 2: FLL architecture.
clock frequency. Tsf is the sampling period, b is the DC-offset, KDCO is a gain.
νf is a bounded energy signal to take into account any possible disturbance,
and Bw is a constant that defines the disturbance magnitude. In order to take
into account the PVT variation effects, it is assumed that parameters KDCO, b
and Bw can change in a certain interval.
Sensor. The digital sensor counts the number of generated clock peaks
during a sampling period of time. This sensor introduces a delay of one sampling
period that is represented in the feedback loop model:
Mk , Ksfk−1
Control. Define ek , Ks(fr − fk), where fr is the reference signal and Ks
is a positive constant that represents the sensor gain. Then, the error equation
is:
ek = −b−KDCOufk −Bwνf k +Ksfr (2)
In order to limit the FLL area cost and taking into account the control objec-
tives, a simple digital integral controller is defined:
ufk = ufk−1 +K(Ksfr −Mk) = uk−1 +Kfek−1 (3)
where Kf is a controller parameter to be tuned ensuring:
• closed-loop stability;
• robustness against PVT variations;
• suited performance (no overshoot, no static error, short transient period);
• low area overhead and
• exogenous disturbance rejection.
In [5], a method for obtaining an optimal and robust H∞ control has been
presented, which accomplishes all requirements given above.
3.2 Vdd-Hopping
In [12] a discrete circuit that handles two-voltage levels with a Vdd-Hopping
technique accomplishing a DVS architecture was presented in order to reduce
power consumption. The Vdd-Hopping circuit is composed of: a high voltage
supply, Vh; a low voltage supply, Vl; a set of PMOS transistors connected in
parallel between Vh and the core voltage, vc, and a PMOS transistor connecting
Vl to vc when the low voltage level is the steady-state. The set of parallel
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PMOS transistors allows evolving the output voltage from a low voltage level
to a high voltage level (rising transient period) and from a high voltage level to
a low voltage level (falling transient period). The steady-state must correspond
to a high voltage level or a low voltage level. For simplicity, the low voltage
supply, Vl, as well as the PMOS transistor connecting it to vc are disregarded
for control design purposes. The main objective is to ensure that vc achieves
the two voltage levels by switching the PMOS transistors. Fig. 3 represents this
circuit. In this architecture, at least, one transistor must always be switched
on.
M1 R1
Mn−1 Rn−1
Mn Rn
Vh
IMPEDANCE
Il(vc)
IleakC RL
M2 R2
CONTROL
uvk
vc
Figure 3: Vdd-hopping architecture.
The voltage loop equation yields to the relationship:
Vh − vc
Ruvk
=
vc
RL
+ Ileak + C
dvc
dt
(4)
where Ruk , R0uvk , uk being the number of transistors switched on, thus, uvk ∈U = {1, 2, ..N} and it is the control variable.
The system load (fed circuit) is represented as an impedance which depends
on the applied clock frequency f and on vc [12]. It is composed of a current
supply, Ileak, a capacitance, C, and a dynamic resistance, RL(f, vc), representing
the dynamic and short-circuit consumption. Ileak is assumed constant. In this
work, the load model presented in [12] is employed.
Consider k , vr − vck where vr is the voltage reference and vck is the
sampling core voltage. Now, from Eq. (4), the approximated discrete-time
voltage error equation is:
k+1 = (1− Tsβ)k + Tsvb(vr − Vh)uvk + Ts(βvr + δ − buvkk) + νvk (5)
where νvk is an additional exogenous disturbance from vr and it is L2, β ,
1
RLC
> 0, δ , IleakC > 0 and b ,
1
R0C
> 0. Tsv must be less or equal to the
smaller 1f . The approximated time-discretization (5) is performed by using the
forward Euler method, by assuming that the sampling time is small enough to
the system evolution.
The proposed controller for this system is based on a linear controller [3]:
uvk = sat
N
1 {uvk−1−h1 + round (K1∆k−h1−h2 +K2k−h1−h21)} (6)
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where h1 and h2 are sampling-period delays and h , h1 + h2. K1 and K2 are
controller parameters and they must be tuned in such a way that the following
properties are ensured:
• closed-loop stability;
• robustness regarding PVT variations and delays;
• suited performance (no current peaks, no static error, short transient pe-
riod);
• low area overhead and
• exogenous disturbance rejection.
In [4], a state-space representation was given by (5) and a mechanism has
been presented in order to compute K1 and K2 for achieving optimal and ro-
bust control, which accomplish almost all requirements given above. Only, the
rejection of exogenous disturbance was not considered. An easy extension of
this method is performed here for taking into account this last requirement.
Theorem 2 presented in [4] is extended in order to consider any disturbance
input. Assume, there exists a minimum disturbance attenuation, γ∗ ≥ 0, such
that, for all γ ≥ γ∗ the L2 gain between the disturbance vector νvk and the
output vector zk is less or equal to γ. i.e.
‖zk‖22 − γ2‖νvk‖22 < 0, ∀νvk ∈ L2
for φl = 0, −h ≤ l ≤ 0. (7)
Assumption 1 There exists a Lyapunov function Vk, with condition Vk+1 −
Vk < 0 and a γ, such that,
Vk+1 − Vk + zTk+1zk+1 − γ2(νTk νk) ≤ ζTΓζ < 0. (8)
where ζ , [k k−k−1 ψk νk]T is an augmented state vector and Γ ∈ R4×4
is a symmetric matrix.
Theorem 1 Consider system (5) and control law (6) with h1, h2 ≥ 0 ∈ N
known constant delays and K,G ∈ R1×2. If there exist T, Y,B ∈ R2×1 and
Q1 ∈ R2 with Kv = TQ−11 , G = Y Q−11 , A,Q,R, R¯, P¯1, S¯ > 0 ∈ R2 for j =
1, ..., 64 and c, µ, γ > 0 such that:
minK µ
P¯1 > 0 (9)
Γ¯(j) < 0 j = 1, ...., 64, (10)P¯1 − µ 0 0∗ S¯ − µ 0
∗ ∗ R¯− µ
 < 0, (11)
Λ > 0 (12)
being Γ¯(j) defined in Eq. (13), found at the top of next page, are satisfied. Then,
in the vertices j, the equilibrium is asymptotically stable as well as the current
peaks are limited in the entire polytope.
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Γ¯(j) ,

Γ¯
(j)
1 Γ¯
(j)
2 −Ξ¯(j)
T
+ S¯ Q1 Ξ¯
(j) Ξ¯(j) Q1
∗ P¯1 − 2Q1 + hR¯ 0 0 0 0 Q1
∗ ∗ −R¯− S¯ 0 0 0 0
∗ ∗ ∗ −Q−1 0 0 0
∗ ∗ ∗ ∗ −R−1 0 0
∗ ∗ ∗ ∗ ∗ −R−1 0
∗ ∗ ∗ ∗ ∗ ∗ −γ2I

,
(13)
where
Ξ¯(j) , (α(j)k T + (1− α(j)k )Y ), Γ¯(j)1 , Q1A(j)
T
+A(j)Q1 − 2Q1 + Ξ¯(j)T + Ξ¯(j),
Γ¯
(j)
2 , P¯1 +Q1A(j)
T − 2Q1 + Ξ¯(j)T
Proof 1 The proof is an extension of the proof presented in [4] for Theorem 2,
taking into account the functional cost (7).
The implementation of the controller described of equation (6) requires a low
area overhead. The saturation function is due to the control signal constraint
mentioned before. The control objective is to achieve a reference signal. An
control structure for the Vdd-Hopping circuit that manages current peaks is
patent pending [1].
4 Joint control
As explained before, the main deal in this work is to jointly control the evolution
of the frequency output of the FLL and the evolution of the voltage output of the
Vdd-Hopping in order to reduce the power consumption. The solution presented
here is shown in Fig. 4.
1) Vdd-Hopping
+ Control
2) FLL
+ Control
4)
P ower-aware
control
3) Scaling
Mechanism
vc
ffr
vr
wv
wf
5) Voltage
limiter
6) Frequency
limiter
M
U
X
vc, f
Figure 4: DVFS system with joint control.
This mechanism is composed of:
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1. Voltage actuator. This circuit is a stable Vdd-Hopping circuit, Eq. (4),
with its internal control law, Eq. (6), and a sampling time Tvs.
2. Frequency actuator. In this block, there is a stable FLL, Eq. (1), with
its internal control law, Eq. (3), and a sampling time Tf s.
3. Scaling mechanism. This mechanism allows to compensate the different
dynamics of the two actuators. Note that each actuator presents a different
sampling period. In this block the faster dynamic is under-sampled.
4. Power-aware control. It generates perturbations that are added to
the corresponding references, in such a way that both references evolve
following a given trajectory that induces an increase of power efficiency.
5. Voltage limiter. This block ensures that the system voltage will not
reach the forbidden area.
6. Frequency limiter. This block, similar to block 5), ensures that the
applied frequency will not reach the forbidden area.
4.1 Joint control
The joint power-aware control (block 4) is defined as:[
wv
wf
]
,
[
vck − fk−F0M
fk − (F0 +Mvck)
]
=
[
1 −1
−1 1
] [
k
ek
Ks
,
]
where F0 andM are parameters that define the optimal trajectory of the variable
states in order to improve power efficiency. This optimal path is defined by
fk = F0 +Mvck . Remind ek = Ks(fr − fk) and k = vr − vck. Let rewrite in a
compact way:
wk = −Lxk (14)
where wk , [wvk wf k]T , xk , [
ek
Ks
k]
T , L ∈ R2×2 is semidefinite positive
matrix, thus, it is not inversible. wk is added to the reference, as shown in Fig.
4.
Remark 1 L is a connection matrix, whose terms define the optimal trajectory
that the state must follow in order to achieve the consensus.
Assumption 2 Consider a closed loop system under the form
~xk+1 = (A+ B ~K)~xk, (15)
with ~xk = [
ek
Ks
k k−1]T ∈ R1×3 and A+B ~K = diag{a+b ~Kf , A+B ~Kv} ∈
R3×3 where a+b ~Kf is a FLL closed loop and A+B ~Kv is a Vdd-Hopping closed
loop. This system is stable and robust as well as it does not present overshoots.
Theorem 2 There exists a system (15), whose input is perturbed by (14). Con-
sider a definite positive matrix P ∈ R3×3 associated to the stability of system
(15), such that,[−(L¯+ P) (AT + ~KTBT − L¯T ~KTBT )(L¯+ P)
∗ −(L¯+ P)
]
< 0 (16)
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where L¯ ∈ R3×3 is an augmented vector from L ∈ R2×2, in order to be agree with
the dimension of ~xk. Then, Lxk converges to zero and the system is globally
asymptotically stable.
Proof 2 The global system is
~xk+1 = (A+ B ~K − B ~KL¯)~xk. (17)
Take as Lyapunov function:
Uk = ~x
T
k L¯~xk + ~x
T
kP~xk ≥ 0,
in order to make that L¯~xk converges to zero at the same time that ~xk converges
to zero. Note that L¯ is semidefinite positive.
Uk+1 − Uk = (~xTk+1(L¯+ P)~xk+1 − ~xTk (L¯+ P)~xk)
= ~xTk
[
AT + (I3 − L¯T ) ~KTBT )(L¯+ P)
(A+ B ~K(I3 − L¯)− (L¯+ P)
]
~xk < 0
Applying Schur complement and pre- and post- multiplying matrix by [I3 (L¯+
P)] LMI (16) is achieved.
Remark 2 The global system composed of:
• discrete models of the FLL (1) and Vdd-Hopping circuit (4), with their
corresponding controllers (3), (6), that, among others, reject disturbance
and
• the joint control mechanism
is globally asymptotically stable from Theorem 2.
4.2 Voltage and frequency limiter
The voltage and frequency references with their corresponding perturbations
are saturated in the limiter blocks 5) and 6) as follows:
satVhf−F0
M
(vr + wvk) (18)
satF0+Mvcfmin (fr + wf k) (19)
Remark 3 The internal control of the FLL (3) ensures that there is no over-
shoot. Likewise, the Vdd-hopping is an approximate first-order system (see
Property 1 in [2]). Consequently, there is no overshoot in the voltage and fre-
quency outputs.
Corollary 1 From limiters (18)–(19) and Remark 3 timing faults are avoided,
i.e., the state does not go to the forbidden area.
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5 Simulations
The proposed joint control has been evaluated in the Matlab environment. For
this test-case, the FLL are reported from [5]. The sampling period is 60ns and
the control gain is K = 0.392. Likewise, for the Vdd-Hopping system is taken
from [4] with a sampling period of 2ns. The control gains are K1 = −1.24,
K2 = 0.22. (V1, F1) = (0.8V, 50LSB) and (V2, F2) = (1.11V, 200LSB). For the
joint control M = 485 and F0 = −335.
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Figure 5: Evolution of voltage-frequency with joint control.
Figure 5 shows the evolution of both voltage and frequency when the joint
control is implemented for rising and falling steps. For the same scenario, Fig.
6 shows the wv and wf evolution when system is rising from (V1, F1) to (V2, F2)
and dropping from (V2, F2) to (V1, F1). The changing commands have been
applied at 2µs for the rising step and at 10µs for the dropping step. Note that
the rising and dropping evolutions are not symmetrical due to the limiters (Eq.
(18)–(19)) that avoid timing faults and the non-linear nature of voltage driver.
In Fig. 7 the voltage-frequency evolution in the VF plane is shown. Note that,
as indeed, the DVFS circuit does not cross the reference trajectory, which also
limits the forbidden area.
Finally, the power consumption has been analyzed for a rising step, compar-
ing the joint control with an equivalent non-coupled system. A safe sequence
has been established for the non-coupled system, applying firstly a rising volt-
age step at 2µs and then a rising frequency step at 5µs. Total transition period
corresponding to the trajectory from (V2, F2) to (V1, F1) represented in Fig. 1a,
is estimated to 7µs. Figure 8 shows the normalized power comparison for this
period. The energy gain for this interval has been estimated to 40.5%.
10
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2
x 10−5
−0.2
−0.1
0
0.1
(A)
Vo
lta
ge
 (V
)
Time (s)
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2
x 10−5
−50
0
50
100
(B)
Fr
eq
ue
nc
y 
(LS
B)
Time (s)
Figure 6: Evolution of voltage and frequency perturbations.
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6 Conclusions
In this work, a joint controller has been designed to jointly manage voltage and
clock frequency in DVFS mechanism. It has been implemented to control a Vdd-
Hopping driver and a FLL clock generator. The internal controller of each driver
was studied in [4, 5]. Among other characteristics, these independent closed-
loop systems reject perturbations and provide outputs without signal overshoots.
From these properties, it has been designed an external joint controller, in such a
way that the complete system is globally stable. Finally, a limiter was introduced
in each reference in order to guarantee that there is no timing faults. This joint
controller has been validated through Matlab simulations. It has been shown,
that the power consumption can be reduced by 40.5% in the evaluated test-
case. As future work, a attraction region induced by limiters (18)–(19) will be
estimated. Likewise, it is expected to validate these results in Spice.
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